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Abstract
Temporal blocking is a class of algorithms which reduces the required memory bandwidth (B/F
ratio) of a given stencil computation, by “blocking” multiple time steps. In this paper, we prove
that a lower limit exists for the reduction of the B/F attainable by temporal blocking, under
certain conditions. We introduce the PiTCH tiling, an example of temporal blocking method
that achieves the optimal B/F ratio. We estimate the performance of PiTCH tiling for various
stencil applications on several modern CPUs. We show that PiTCH tiling achieves 1.5 ∼ 2 times
better B/F reduction in three-dimensional applications, compared to other temporal blocking
schemes. We also show that PiTCH tiling can remove the bandwidth bottleneck from most of
the stencil applications considered.
Keywords: Parallel computation,Stencil computation,Optimization
1 Introduction
Many important applications in computational science are based on stencil computation. Its
optimization has been an important topic, particularly on machines with deep memory hier-
archy, since one of the characteristics of stencil computation is that it requires relatively high
memory bandwidth. We measure the requirement for memory bandwidth by B/F (bytes-per-
ﬂop ratio, or simply B-over-F ), the amount of the data transferred between the main memory
and CPU per one ﬂoating point operation.
The dependence of the B/F ratios of numerical algorithms on the cache size N can be
classiﬁed into two categories; constant B/F algorithms whose B/F ratios are independent of
N , and cache-dependent B/F algorithms whose B/F depends on N . Stencil computation has
been considered to be a constant B/F algorithm. In traditional implementations, the entire
solution at one time step is calculated before moving on to the next time step. For this kind of
schemes, we have
B/F ≥ βtrad = 2He/Ce (1)
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(a) Orthotope tiling (b) Parallelotope tiling (c) Trapezoidal tiling
Figure 1: The state-of-the-art temporal blocking methods.
where He is the size of the stencil cell and Ce is the computation per cell update. Exam-
ples of cache-dependent B/F algorithms include direct-N -body simulations and matrix-matrix
multiplications, whose B/F ratios as functions of N are O(N−1) and O(N−0.5), respectively.
The actual B/F ratio possible on high-performance computing (HPC) platforms has been
decreasing. Traditional vector processors had B/F  4, while the B/F of the K computer is
approximately 0.5. The exascale systems planned in Japan, US and China will have B/F of
0.1 ∼ 0.2. As a result, the eﬃciency of stencil applications on modern HPC platforms has been
decreasing. Thus, if we can reduce the B/F requirement of stencil computation beyond βtrad,
that would have a very large impact.
In general, B/F requirement can be decreased by exploiting the data locality [11, 5, 10,
8, 7]. Temporal blocking is such an optimization technique for stencil computation which can
reduce the B/F ratio beyond βtrad. The idea of temporal blocking is to decompose the entire
computation domain in (d + 1)-dimensional spacetime, into set of regions {R} where each
R ⊂ Zd+1 contains grid points from multiple time steps. The shape of R is determined so that
the calculation for R ﬁts into the cache of the CPU, and thus the required B/F is reduced.
Figure 1 illustrates some of the known blocking algorithms for d = 1. (for review see [12].)
The orthotope tiling (Figure 1a) is possibly the simplest temporal blocking scheme. It
decomposes the set of space-temporal points (t, x) ∈ Zd+1 into regions Rortho(τ, χ) labeled by
(τ, χ) ∈ Zd+1, as follows:
(t, x) ∈ Rortho(τ, χ) ⇔
{
τNF ≤ t < (τ + 1)NF
χiNT ≤ xi < (χi + 1)NT (2)
It is called the “overlapped tiling” in [12], because in the orthotope tiling, computation of one
region includes calculation of the solutions not only at the points in the region but also at some
points in its neighboring regions. In order to obtain the solution for the top segment of region
2, we need to start computation from the bottom of the green trapezoid, which contains grid
points in regions 1 and 3. On the other hand, by allowing this redundant calculation, all regions
in one time slice can be computed in parallel, without the need of inter-region communication.
The parallelotope tiling (Figure 1b):
(t, x) ∈ Rpara(τ, χ) ⇔
{
τNF ≤ t < (τ + 1)NF
χiNT ≤ xi −Nst < (χi + 1)NT (3)
does not require redundant computations. Parallelotope tilings have also been studied in
the context of cache-oblivious computations and have shown excellent performance on mul-
tithreaded computations [2, 3, 9]. However, in the parallelotope tiling, regions Rpara located on
a temporal plane τ have global dependency. In the case of Figure 1b, the computation must go
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from right to left. This global dependency makes parallelotope tiling unsuitable for large-scale
parallel computation.
The trapezoidal tiling (Figure 1c) and the diamond tiling [6] are examples of temporal
blocking schemes that do not suﬀer from this global dependency. In Figure 1c, we can ﬁrst
calculate regions 2,4, · · · in parallel, and then regions 1,3, · · · in parallel. However, these tilings
can be applied to only one dimension in their original forms. Therefore, it is diﬃcult to apply
them on large-scale parallel computers where we would like to decompose the computational
domain in all spatial dimensions.
We identify the four conditions which a temporal blocking scheme should satisfy to be usable
on large-scale parallel computers.
1. Translational Symmetry. The entire computational domain is ﬁlled with a unit lattice,
which in turn contains one or more (d+ 1)-dimensional polytope regions. The spacetime
is ﬁlled with only one kind of unit lattice, without gap or overlap, ﬁrst by creating its
spatially-translated copies and then by temporally translating them.
2. Spacelikeness. For any two adjacent regions A and B, either A depends on B or B depends
on A. This means that the slope of the facets of a region R must be equal to or shallower
than 1/NS , where NS is the number of grid points in the stencil in one direction.
3. Independence of the unit lattices. Any two regions are causally independent, if they match
by spatial translation that maps a unit lattice to another.
4. Finiteness. The scheme should be able to decompose all of the spatial dimensions, so that
the size of the unit lattice is ﬁnite in all dimensions of spacetime.
Condition 1 allows us to use a simple, SPMD-like programming model. Condition 2 lets us
evaluate each region independently, without overlapped computations. Condition 2 and 3 allow
us to evaluate unit lattices located on a temporal plane τ in any order, or in parallel. Condition
4 is needed to achieve scaling up to thousands and millions of nodes.
There already exists several state-of-the-art temporal blocking methods that satisfy all of the
four conditions. One way to achieve such a tiling is to apply the trapezoidal tiling recursively
to each spatial dimension [4], which is called “nested splitting.” In this method (c.f. Figure 6a
of [4]), the unit lattice consists of 2d polytope regions such as hyperfrustums, parallelotopes,
and other shapes. Another way to satisfy the four condition is to ﬁll the spacetime with tilted
hypercubes [1]. These two approaches are generalizations of trapezoidal tiling and diamond
tiling to higher dimensions, respectively.
In this paper, we show that the theoretical limit for the B/F reduction exists. In §2 we show,
under certain assumptions, that 2dNS/Ncache
d is the lower limit for the B/F reduction that
can be achieved by temporal blocking. Here NS is the halo size of the stencil, and Ncache is the
number of cells that ﬁt into the cache. In §3 we give a temporal blocking method that achieves
this lower limit. In §4 we describe its execution model, and then estimate the performance of
the proposed method when applied to several typical stencils on present-day CPUs. Finally in
§5, we discuss the implications of the limit, and the possibilities of future software and hardware
designs to overcome the limitations of the memory bandwidth.
2 Conditions for the Optimal Temporal Blocking
In this paper, we limit the scope of our analysis to variants of temporal blocking where compu-
tation within each region proceed in time direction. We have found that the same lower limit
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for the B/F reduction exists for variants of the nested splitting where the computation proceed
in space direction, and we will discuss it in more detail in the Appendix.
Tile shapes covered by our analysis include the orthotope, the parallelotope, the trapezoid,
and the tilted hypercube. We have found that their asymptotic B/F behavior can be expressed
in the following common form:
B/F = rβtrad (4)
where r =
1
NF
+
2dNS
NT
+O
((
NS
NT
)2)
(5)
Because typical values for three-dimensional applications are NS = 3 ∼ 4, and NT ≡
Ncache
1/d  100, the second term in Equation (5), 2dNS/NT  0.2 dominates over the ﬁrst
term if NF ≥ 5. As a result, the reduction of B/F is limited by this term even for very large
values of NF .
Of the two terms 1/NF and 2dNS/NT in Equation (5), the former corresponds to the data
transfer in time direction through initial and ﬁnal boundaries, while the latter corresponds to
that in space direction through the stencil halo. In Figure 1, they are represented in red and
blue line segments, respectively. Using these words our ﬁnding can be rephrased as follows.
In the large-NF limit, the halo term dominates the main memory bandwidth. The design of
optimal temporal blocking, therefore, should be guided by the optimization of the halo term.
To analyze the data transfer within stencil algorithms, we introduce the notion of partition
of a region R into batches: {Qi ⊂ Zd+1 | Qi ⊂ R, i ∈ [1, · · · , NQ]}. They are cache-ﬁtting
batches if and only if:
• {Qi} is a set of collectively exhaustive and mutually exclusive subsets of R.
• ∀i. #Qi ≤ Ncache, where #A denotes the number of elements of the set A.
• all solutions at grid points {Qi} can be computed depending on solutions at points
{Q1, · · · , Qi−1} and points outside R.
Let h : P(Zd+1) → P(Zd+1) be the function that maps a set of grid points to its halo (the
set of points it directly depends on):
h(Q) ≡ {(t′, x′) | (t, x) ∈ Q, t′ = t− 1, |x′i − xi| ≤ NS}. (6)
Given the cache-ﬁlling batches, the stencil algorithm proceeds iteratively, by bringing the
values of the solutions at positions h(Qi) on-cache and by computing the solutions for positions
Qi. This, however, does not mean that all of the grid points in h(Qi) are transferred from
the main memory. The transfer can be omitted for grid points in h(Qi) ∩Qi−1, since they are
already on cache from the (i − 1)-th iteration. Thus, the set of grid points on cache, and the
set of points loaded at iteration i, are
Qcache,i = Qi−1, (7)
Qld,i = h(Qi)\Qcache,i = h(Qi)\Qi−1, (8)
respectively, and the amount of load at iteration i is
Hld,i = #(h(Qi)\Qi−1) ·He. (9)
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The total amount of memory transaction, H, is the sum of the initial load, the ﬁnal store, the
halo-loading transactions, and the halo-storing transactions which is the same amount as the
loading transactions.
H = He(#Q1 +#QNQ) + 2
NQ∑
i=1
Hld,i (10)
Here,
NQ∑
i=1
Hld,i = 2He
NQ∑
i=1
#(h(Qi)\Qi−1)
≥ 2He
⎛
⎝NQ∑
i=1
#h(Qi)−
NQ∑
i=1
#Qi
⎞
⎠ . (11)
Compared to the set Qi, the set h(Qi) has extra NS-cells-thick layers of grid points in each of
the d spatial dimensions.
Now, for any d-dimensional polytope Q, let V ≡ Vold(Q) be its d-dimensional volume, and
Si ≡ Vold−1(Pi(Q)) be the (d− 1)-dimensional volume of the projection Pi of Q onto (d− 1)-
dimensional hyperplane that is perpendicular to i-axis. Then the following inequality holds
(the sketch of proof is given in Appendix A):
d∑
i=1
Si ≥ d · V
d−1
d . (12)
From this inequality, and from the fact that #Qi ≤ Ncache we obtain
#h(Qi)−#Qi
#Qi
≥ 2dNS
NT
(13)
The equality holds if and only if Qi is a d-dimensional hypercube of size NT where NT =
Ncache
1/d. By substituting inequality (13) into inequality (11), and by deﬁning 1/NF ≡ (#Q1+
#QNQ)/(2
∑NQ
i=1#Qi) , we have(
B
F
)
=
H
Ce
∑NQ
i=1#Qi
≥
(
1
NF
+
2dNS
NT
)
βtrad, (14)
which gives the lower limit of B/F attainable by temporal blocking.
Now we know that the optimal shape of Qi is a d-dimensional hypercube of size NT and one-
cell thick in time direction, the next task is to determine the shape of R =
⋃NQ
i=1Qi. In order to
comply the condition 2 (spacelikeness), the only solutions are to let the d-dimensional hypercube
“sweep” the spacetime at slope (±1/NS ,±1/NS , · · · ,±1/NS). This gives parallelotope regions.
Since we have just seen in §1 that parallelotope tiling suﬀer from global dependency, one might
think that the optimal temporal blocking is unattainable.
3 Our Method
We have found that the parallelotope tiling, Equation (3), can be slightly modiﬁed so that it
satisﬁes all of the four conditions. The modiﬁed decomposition is as follows:
(t, x) ∈ R′(τ, χ) ⇔
{
τNF ≤ t+ 1NG
∑d
i=1 xi < (τ + 1)NF
χiNT ≤ xi −Nst < (χi + 1)NT (15)
Optimal Temporal Blocking Muranushi and Makino
1307
(a) (b)
Figure 2: The PiTCH tiling.
Figure 2a shows the decomposition in d = 1. We call this PiTCH (Parallelotopes in Tilted Cube
Hierarchy) tiling. PiTCH tiling is similar to parallelotope tiling shown in Figure 1b, with the
exception that each parallelotope region is deformed and shifted in time direction by multiples
of NG. Because of this modiﬁcation, PiTCH tiling satisﬁes independence of the unit lattices,
which parallelotope tiling did not. This property is demonstrated in Figure 2a, by the fact that
region 1 matches region 6 by spatial translation, not region 5.
In Figure 2a, regions 1 · · · 4 form a unit lattice. This corresponds to regionsR′(0, 0), · · · , R′(0, 3)
in Figure 2b. Generally speaking, a unit lattice of PiTCH tiling consists of (NF /NG)
d regions.
The unit lattice ﬁlls the entire computational domain ﬁrst by its spatially-translated copies,
then by the temporally-translated copies of the space-ﬁlling pattern, in such ways that satisfy
the four conditions (Figure 2b).
The parameter NG of PiTCH tiling is constrained by the spacelikeness condition:
NG ≤ NT
dNS
. (16)
The inequality (16) is used to model the performance of PiTCH tiling.
4 Execution and Performance Models
Figure 3 shows an execution model of the stencil computation with PiTCH tiling on a parallel
computer. The computer consists of multiple computing nodes, connected with inter-node
communication network. Each node is equipped with NCPU CPUs, and a main memory of size
Hmem shared by all CPUs. Each CPU is equipped with its own cache of size Hcache.
The computation is distributed over this machine, so that each node is in charge of com-
puting one or several unit lattice(s). The regions within that unit lattice(s) are computed by
the CPUs, in the task-parallel manner.
Although the regions within a single unit lattice have dependencies, they can be evaluated
in parallel, as shown in Figure 3. In the ﬁgure, NODE 0 is in charge of computing a unit lattice
{R′(0, 0), · · · , R′(0, 3)}, so 1© CPU0 is computing the region R′(0, 3) 2© using its own cache. 3©
It writes the values of the leftmost cells of R′(0, 3) into a buﬀer on the main memory 4© from
which CPU1 reads. With this data CPU1 can 5© compute the region R′(0, 2). CPU1 6© uses its
own cache to compute the region R′(0, 2) and 7© writes its leftmost cells to another buﬀer. 8©
Initial conditions for regions {R′(0, 0), · · · , R′(0, 3)} are stored on the main memory of NODE 0.
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Figure 3: The execution model of PiTCH tiling.
9© NODE 1 is computing the adjacent unit cell {R′(0, 4), · · · , R′(0, 7)} in the same manner, and
so on.
It is true that at the very beginning of the computation of a unit lattice there is only one
region ready. However, because NG  NF , the time the CPUs remain starved of tasks is only
a small portion of the total computation time. Furthermore, we can eliminate the stall by
overlapping the computation of one unit lattice with that of the next one.
Under this execution model, the main memory of a node must contain at least all the initial
conditions for every regions of the unit lattice assigned to the node. Therefore, the maximal
number of regions a unit lattice can contain is NTO
d, where
NTO ≤
(
Hmem
HeNT
d
)1/d
. (17)
As shown in Figure 2, NF ≤ NGNTO. Thus, NF for PiTCH tiling is upper-limited by the main
memory size. Since the reduction ratio r is a decreasing function of NF , we can use inequality
(17) to remove NF from inequality (14):
r ≥ dNS
NTNTO
+
2dNS
NT
≥
(
2 +
(
Ncache
Nmem
)1/d)
d · NS
NT
(18)
In contrast, most of the other temporal blocking schemes have their NF upper-limited by
the cache size, and in some schemes r reaches its minimum at certain NF = NF0, instead of de-
creasing indeﬁnitely. Given such minima, r = cNS/NT where c is a constant. Examples are the
overlapped tiling and the nested splitting, where r = 13.0446NS/NT at NF0 = 0.1537NT /NS ,
and r = 9.3246NS/NT at NF0 = 0.2599NT /NS , respectively, for d = 3.
Compared to these schemes, the upper limit NF0 for PiTCH tiling is much larger, since the
main memory is 103 to 104 times larger than the cache in modern computers. From inequality
(18), r = 6.075 ∼ 6.6 · NS/NT and r = 4.05 ∼ 4.4 · NS/NT , respectively, for d = 2, 3. The
values of NF0 are well over 10
4 for d = 2, and are 30 ∼ 200 for d = 3. The value of r for d = 3
is about 0.65 times that of the nested splitting, and 0.47 times the overlapped tiling.
The PiTCH tiling is superior to the other schemes, since it can make the value of r smaller
by utilizing the main memory. Only such schemes can achieve the optimal B/F reduction
r = 2dNS/NT , as the main memory size approaches inﬁnity. PiTCH tiling makes a good
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(a) FCPU NCPU Hcache Bmem Hmem
SU 751GFlop/s 32 2MB 20GB/s 128GB
KC 256GFlop/s 1 6MB 64GB/s 16GB
X2 819GFlop/s 2 20MB 136GB/s 256GB
X1 1178GFlop/s 1 40MB 136GB/s 128GB
HA 410GFlop/s 1 128MB 51GB/s 16GB
(b) d He Ce NS
D2 2 4 7 1
C2 2 64 300 1
D3 3 4 10 1
S3 3 36 262 3
H3 3 20 3381 4
C3 3 80 500 1
Table 1: (a) The computer models, (b) The application models that represent — D2, D3:
diﬀusion equation solvers, C2, C3: CIP-scheme for Navier-Stokes equations, S3: seismic wave
equations solver, H3: Godunov-type Navier-Stokes equations solver.
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Figure 4: The list of estimated performance.
contrast with diamond tiling [6] on this point; although both methods split the spacetime into
diamonds (c.f. Figure 2b), the size of the diamonds is constrained by the main memory in case
of the former, and by the cache size in case of the latter.
We estimated the performance of two stencil solvers, for the model computers and applica-
tions listed in Tables 1. One solver is traditional (uses no temporal blocking) and the other is
equipped with PiTCH tiling. The estimated performance are shown in Figure 4. The y-axis
is either Θtrad/ΘFP or ΘTB/ΘFP. The y-value lesser than 1 means that the bottleneck is the
main-memory bandwidth, while y-value greater than 1 means that the ﬂoating-point operation
is the bottleneck.
Figure 4 shows that PiTCH tiling can reduce the B/F by 1/2 ∼ 1/17, for three-dimensional
applications. It also shows that PiTCH tiling can overcome the main-memory bottleneck for
most of the stencil applications.
5 Conclusion and Discussion
Stencil computations have been regarded as constant B/F problems. However, we can trans-
form its B/F requirement to be cache-dependent as O(Ncache−1/d). We have shown the exis-
tence of the upper limit for the B/F reduction ratio that can be attained by temporal blocking.
We also have introduced the PiTCH tiling, an example of tiling algorithm that achieves this
upper limit. Future work will cover concrete implementation and benchmark results on real
machines.
The lower limit we found, B/F ≤ 2dNS/NT · βtrad applies to any temporal blocking algo-
rithms that follows the pattern in §4. There exist temporal blocking schemes which break one
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or more of the assumptions we have made, but all known (or newly found) schemes so far also
obey the same lower limit (see Appendix B).
The lower limit (14) has strong implications on the hardware designs. The only hardware
change we can make to reduce the B/F is to increase the cache size, as long as we stay under
the model of Figure 3. Note that the cache refers to what resource we can use to calculate the
single region R. The “cache” can be extended over multiple cores, or even over multiple nodes,
if lowlatency communication between cores or nodes is available. This is one of the hardware
designs that allows us to overcome the limit.
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A Sketch of Proof for Inequality (12)
Let χV and χSi be characteristic functions for Q and Pi(Q), i.e. χV (x) = 1 ⇔ x ∈ Q, χV (x) = 0 ⇔
x ∈ Q. Then we have χV (x1, · · · , xd) ≤
∏d
i=1 χSi(x1, · · · , x̂i, · · · , xd). By integrating this over Rd
Vold(V ) ≤
∫
Rd
d∏
i=1
χSi(x1, · · · , x̂i, · · · , xd)dx1 · · · dxd (19)
Here x̂i denotes the removal of the element xi. Now, we can prove the following inequality for d ≥ 2:
∫
Rd
d∏
i=1
χSi(x1, ..., x̂i, ..., xd)dx1...dxd ≤
d∏
i=1
(∫
Rd−1
χSi(x1, ..., x̂i, ..., xd)dx1...d̂x i...dxd
) 1
d−1
(20)
The proof uses Ho¨lder’s inequality and induction over d. By applying (20) to the right hand side of
(19) we have Vold(V ) ≤
∏d
i=1 Vold−1(Si)
1
d−1 . By the inequality of arithmetic and geometric means,
d ·Vold(V ) d−1d ≤
∑d
i=1 Vold−1(Si).
B Extension to Assumptions Made in This Paper
There are other ways of using the cache than that assumed in §2. At iteration i − 1, we can choose
to keep data in h(Qi−1) on cache, in addition to those in Qi−1. Also, if we break the conditions
for cache-ﬁlling batches and allow h(Qi) ∩ Qi = φ, we can further reduce the amount of loads by
using computational results for some of the points in Qi to compute other points in Qi. Under these
modiﬁcations, the set of grid points that are kept on cache and that are loaded are
Q′cache,i = h(Qi) ∩ (Qi−1 ∪ h(Qi−1)), (21)
Q′ld,i = h(Qi)\(Qi ∪Qi−1 ∪ h(Qi−1)), (22)
respectively (c.f. Equations (7),(8)).
We have found many kinds of temporal blocking schemes that under Equations (21) and (22) show
the same asymptotic B/F behavior (14) as PiTCH decomposition. Although they share drawback of
having dependent computation within each Qi, they might show advantage to PiTCH decomposition
in other points.
So far we have not found any algorithm that achieves B/F lower than (14) even under Equations
(21) and (22). We believe that the lower limit (14) holds even under the extensions, but we have not
proven it yet.
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